

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 01/14/2005

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/755,861	01/05/2001	Lewis A. Morrow	YOR9-2000-0472USI 3687 (8728-4		
22150	7590 01/14/2005		EXAM	EXAMINER	
F. CHAU & ASSOCIATES, LLC 130 WOODBURY ROAD			YANCHUS III, PAUL B		
WOODBURY, NY 11797			ART UNIT	~ PAPER NUMBER	
	,		2116	2116	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		09/755,861	MORROW ET AL.			
		Examin r	Art Unit			
		Paul B Yanchus	2116			
The MAILING D	PATE of this communication appo	ears on the cover she t with the	orrespondence address			
THE MAILING DATE  - Extensions of time may be a after SIX (6) MONTHS from  - If the period for reply specification of the period for reply is specification.  - Failure to reply within the se	OF THIS COMMUNICATION. vailable under the provisions of 37 CFR 1.13 the mailing date of this communication. ed above is less than thirty (30) days, a reply sified above, the maximum statutory period wit or extended period for reply will, by statute, fice later than three months after the mailing	IS SET TO EXPIRE 3 MONTH( 6(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) day ill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE date of this communication, even if timely filed	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).			
Status	•					
1) Responsive to o	Responsive to communication(s) filed on 20 September 2004.					
2a) This action is FI	NAL. 2b)⊠ This	action is non-final.				
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
4a) Of the above 5) ☐ Claim(s) 6) ☑ Claim(s) <u>1-11 a</u> 7) ☐ Claim(s)	nd 13-33 is/are pending in the are claim(s) is/are withdraw is/are allowed.  nd 13-33 is/are rejected.  is/are objected to.  are subject to restriction and/or	vn from consideration.	. •			
Application Papers			•			
9)☐ The specification	n is objected to by the Examine	r.				
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.						
Applicant may no	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
•	•	ion is required if the drawing(s) is ob aminer. Note the attached Office	•			
Priority under 35 U.S.C.	§ 119					
a) All b) Son  1. Certified  2. Certified  3. Copies of application	me * c) None of: copies of the priority documents copies of the priority documents f the certified copies of the prior on from the International Bureau	s have been received in Applicat ity documents have been receive	ion No ed in this National Stage			
Attachment(s)  1) Notice of References Cite 2) Notice of Professors of P		4)				
	Patent Drawing Review (PTO-948) tatement(s) (PTO-1449 or PTO/SB/08)		Patent Application (PTO-152)			

Art Unit: 2116

## **DETAILED ACTION**

Applicant should note that the references relied upon by the examiner in the first office action (dated 11/19/2003) have been reconsidered in view of the Applicant's arguments. The examiner has determined that the combination of the Cai and Inoue references as more fully explained below does disclose the claimed subject matter.

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-11, 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cai, US Patent no. 6,501,999<sup>1</sup>, in view of, Inoue, US Patent no. 4,954,945<sup>2</sup>.

Regarding claims 1 and 11, Cai teaches a computer system comprising:

at least two processing units [high-performance processor and power-efficient processor] having different energy efficiencies and adapted to at least execute tasks based on processing requirements of the tasks and a corresponding processing capability [column 2, lines 46-67]; and

a scheduler [processor arbitration mechanism] adapted to schedule a given task for execution by one of said at least two processing units so as to consume a least amount of energy, and to reschedule the given task for execution by another of said at least two processing units when a determination indicates that one of said at least two processing units is unable to

Art Unit: 2116

accommodate execution of the given task based upon the processing requirements of the given task and the corresponding processing capability [column 3, lines 25-48].

Cai teaches a scheduler [processor arbitration mechanism], which, during battery operation mode, attempts to schedule tasks for execution on the power-efficient processor until it determines that the high-performance processor is needed to execute a particular task, such as processing graphic data. The high-performance processor is then powered up to execute the task [column 3, lines 25-48].

Cai does not explicitly teach that the processors are adapted to accept and reject tasks for execution. Inoue teaches a method of selecting a processor to execute a particular task in a multi-processor system, in which each processor is queried about whether it is able to execute a task. Each processor then outputs a corresponding accept or reject signal reflecting its ability to process the task. If more than one processor is capable of executing the task then the most efficient processor is selected [column 3, lines 22-45].

It would have been obvious to one of ordinary skill in the art to combine the teachings of Cai and Inoue. Enabling each processor to determine whether or not it can successfully execute a process according to certain requirements would allow for less complex task scheduling circuitry since the task scheduling circuitry would no longer need to determine processor capabilities.

Regarding claim 2, it is inherent in the teachings of Cai and Inoue that the task execution end time is considered when analyzing the processing requirements for the task. Cai teaches that tasks concerning processing graphic data require a high-performance processor for execution. It

<sup>&</sup>lt;sup>1</sup> included in previous office action dated 11/19/2003.

is essential that graphical data be processed by a certain time so it can be displayed to a user without a noticeable delay.

Regarding claims 3 and 4, Cai teaches that the processor arbitration logic is part of host interface circuitry. Cai teaches that the host interface logic may be on the same die as the power efficient processor. Therefore Cai suggests that the processor arbitration logic may be embodied within the same hardware component as one of the processors or within a separate hardware component [column 4, lines 27-35 and Figure 1].

Regarding claims 5-7, Cai teaches that the two processors share system memory and I/O space and use the host interface to access the shared memory, I/O space and PCI bus [column 4, lines 5-35 and Figure 1].

Regarding claim 8, Cai teaches that the two processors and the host interface share system memory and I/O space [column 4, lines 5-35 and Figure 1].

Regarding claim 9, it is inherent that some type of task attribute store would have to be used by the processor arbitration logic in order to successfully identify which tasks require high-performance processing and which tasks can be executed on the power efficient processor.

Regarding claim 10, Cai teaches that the processor arbitration mechanism determines when the power-efficient processor is not capable of executing a particular task [column 3, lines 25-35].

Regarding claim 13, Cai teaches that the processor arbitration mechanism selects the proper processor based on predetermined criteria, such as processing power [column3, lines 35-45].

<sup>&</sup>lt;sup>2</sup> included in previous office action dated 11/19/2003.

Art Unit: 2116

Regarding claim 14, Cai teaches a computer system comprising:

a plurality of processing units [high-performance processor and power-efficient processor], each of the plurality of processing units adapted to execute tasks thereon, and at least two of the plurality of processing units having different energy efficiencies [column 2, lines 46-67]; and

a scheduler [processor arbitration mechanism] adapted to schedule a given task for execution by one of said plurality of processing units.

Cai does not explicitly teach querying the processing units to accept or reject a particular task. Inoue teaches a method of selecting a processor to execute a particular task in a multi-processor system, in which each processor is queried about whether it is able to execute a task. Each processor then outputs a corresponding accept or reject signal reflecting its ability to process the task. If more than one processor is capable of executing the task then the most efficient processor is selected [column 3, lines 22-45].

It would have been obvious to one of ordinary skill in the art to combine the teachings of Cai and Inoue. Enabling each processor to determine whether or not it can successfully execute a process according to certain requirements would allow for less complex task scheduling circuitry since the task scheduling circuitry would no longer need to determine processor capabilities.

Regarding claims 15 and 16, Cai teaches that the processor arbitration logic is part of host interface circuitry. Cai teaches that the host interface logic may be on the same die as the power efficient processor. Therefore Cai suggests that the processor arbitration logic may be embodied

Art Unit: 2116

within the same hardware component as one of the processors or within a separate hardware component [column 4, lines 27-35 and Figure 1].

Regarding claims 17-19, Cai teaches that the two processors share system memory and I/O space and use the host interface to access the shared memory, I/O space and PCI bus [column 4, lines 5-35 and Figure 1].

Regarding claim 20, Cai teaches that the two processors and the host interface share system memory and I/O space [column 4, lines 5-35 and Figure 1].

Regarding claim 21 and 23, it is inherent that some type of task attribute store would have to be used by the processor arbitration logic in order to successfully identify which tasks require high-performance processing and which tasks can be executed on the power efficient processor.

Regarding claim 22, Inoue teaches excluding processors that are currently busy and not able to process a task [column 3, lines 39-43].

Regarding claim 24, Cai teaches a computer system comprising:

at least two processing units [high-performance processor and power-efficient processor] having different energy efficiencies and adapted to at least execute tasks based on processing requirements of the tasks and a corresponding processing capability [column 2, lines 46-67]; and

a scheduler [processor arbitration mechanism] adapted to schedule a given task for execution by one of said at least two processing units so as to consume a least amount of energy, and to rescheduled the given task for execution by an other of said at least two processing units when said one of said at least two processing units rejects the execution of the given task [column 3, lines 25-48].

Cai does not explicitly teach querying the processing units to accept or reject a particular task. Inoue teaches a method of selecting a processor to execute a particular task in a multi-processor system, in which each processor is queried about whether it is able to execute a task. Each processor then outputs a corresponding accept or reject signal reflecting its ability to process the task. If more than one processor is capable of executing the task then the most efficient processor is selected [column 3, lines 22-45].

It would have been obvious to one of ordinary skill in the art to combine the teachings of Cai and Inoue. Enabling each processor to determine whether or not it can successfully execute a process according to certain requirements would allow for less complex task scheduling circuitry since the task scheduling circuitry would no longer need to determine processor capabilities.

Regarding claims 25 and 26, Cai teaches that the processor arbitration logic is part of host interface circuitry. Cai teaches that the host interface logic may be on the same die as the power efficient processor. Therefore Cai suggests that the processor arbitration logic may be embodied within the same hardware component as one of the processors or within a separate hardware component [column 4, lines 27-35 and Figure 1].

Regarding claims 27-29, Cai teaches that the two processors share system memory and I/O space and use the host interface to access the shared memory, I/O space and PCI bus [column 4, lines 5-35 and Figure 1].

Regarding claim 30, Cai teaches that the two processors and the host interface share system memory and I/O space [column 4, lines 5-35 and Figure 1].

Regarding claim 31, Cai teaches a computer system comprising:

Art Unit: 2116

a plurality of processing units, each of the plurality of processing units adapted to execute tasks thereon, and at least two of the plurality of processing units having different energy efficiencies, and

Page 8

a scheduler adapted, for a given task, to retrieve at least some of the processing capability information from said processor attribute table in one of a partial order and a strict order of descending energy efficiency until one of the plurality of processors is found to possess adequate processing capability with respect to task processing requirements for the given task, and to schedule the given task for execution by said one of the plurality of processors.

Cai does not explicitly teach a processor attribute table adapted to store processing capability information for at least some of said plurality of processors and to update the processing capability information dynamically when the processing capability information changes. Inoue teaches storing a table of tasks, which can be performed by the processor and a flag value to indicate if the processor is currently busy [column 3, lines 20-60 and Figure 4]. Since the table stores an indication of whether the processor is currently busy, the table must be updated dynamically.

Regarding claim 32, Cai teaches generating an interrupt to allow the power-efficient processor to take over execution of the high-performance processor [column 4, lines 53-60].

Regarding claim 33, Cai teaches a graphics controller which would be used by a graphics data processing task [column 4, lines 19-26].

## Response to Arguments

Application/Control Number: 09/755,861 Page 9

Art Unit: 2116

Applicant's arguments with respect to claims 1-11 and 13-33 have been considered but

are moot in view of the new ground(s) of rejection.

Conclusion

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Paul B Yanchus whose telephone number is (571) 272-3678. The

examiner can normally be reached on Mon-Thurs 8:00-6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Lynne H Browne can be reached on (571) 272-3670. The fax phone number for the

organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Paul Yanchus
January 10, 2005

LYNNE H. BROWNE SUPERVISORY PATENT EXAMINER

**TECHNOLOGY CENTER 2100**